INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995



HEF4000B

gates

Dual 3-input NOR gate and inverter

DESCRIPTION

The HEF4000B provides the positive dual 3-input NOR function. A single stage inverting function with standard output performance is also accomplished. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.





HEF4000BP(N):	14-lead DIL; plastic			
	(SOT27-1)			
HEF4000BD(F):	14-lead DIL; ceramic (cerdip)			
	(SOT73)			
HEF4000BT(D):	14-lead SO; plastic			
	(SOT108-1)			
(): Package Designator North America				

FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications



Dual 3-input NOR gate and inverter

HEF4000B gates

DC CHARACTERISTICS

For the single inverter stage (I_7/O_3) :

see Family Specifications for input voltages HIGH and LOW (unbuffered stages only).

AC CHARACTERISTICS

 V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times \leq 20 ns

	V _{DD} V	SYMBOL	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays	5		70	140	ns	43 ns + (0,55 ns/pF) C _L
I_1 to $I_6 \rightarrow O_1, O_2$	10	t _{PHL} ; t _{PLH}	35	70	ns	24 ns + (0,23 ns/pF) C _L
	15		30	55	ns	22 ns + (0,16 ns/pF) C _L
	5		45	90	ns	18 ns + (0,55 ns/pF) C _L
$I_7 \to O_3$	10	t _{PHL} ; t _{PLH}	25	50	ns	14 ns + (0,23 ns/pF) C _L
(unbuffered output)	15		20	40	ns	12 ns + (0,16 ns/pF) C _L
Output transition times	5		60	120	ns	10 ns + (1,0 ns/pF) C _L
HIGH to LOW	10	t _{THL}	30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L
	5		60	120	ns	10 ns + (1,0 ns/pF) C _L
LOW to HIGH	10	t _{TLH}	30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L

	V _{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power	5	1 000 f _i + Σ (f _o C _L) $ imes$ V _{DD} ²	where
dissipation per	10	7 700 f _i + Σ (f _o C _L) $ imes$ V _{DD} ²	f _i = input freq. (MHz)
package (P)	15	28 700 f _i + Σ (f _o C _L) × V _{DD} ²	f _o = output freq. (MHz)
			C _L = load capacitance (pF)
			Σ (f _o C _L) = sum of outputs
			V _{DD} = supply voltage (V)

HEF4000B gates

Dual 3-input NOR gate and inverter

APPLICATION INFORMATION

The following information (Figs 4 to 7) is only for the single inverter stage (I_7/O_3).







This is also an example of an analogue amplifier using the single inverter stage (I_7/O_3) of the HEF4000B.

Dual 3-input NOR gate and inverter

HEF4000B gates



